Using power gating techniques in area-array SoC floorplan design. - Chi-Yi Yeh; Hung-Ming Chen; Li-Da Huang; Wei-Ting Wei; Chao-Hung Lu; Chien-Nan Jimmy Liu (SoCC, 2007)