A 2.5-ps Bin Size and 6.7-ps Resolution FPGA Time-to-Digital Converter Based on Delay Wrapping and Averaging. - Poki Chen; Ya-Yun Hsiao; Yi-Su Chung; Wei Xiang Tsai; Jhih-Min Lin (IEEE Trans. Very Large Scale Integr. Syst., 2017)