Design of a pipelined clos network with late release scheme. - WeiXiang Tang; Yursun Hsu (VLSI-DAT, 2012)