A Low-Latency, Highly-Pipelined Hardware Architecture for H.266/VVC Dependent Quantization. - Jun Zhang; Weizhi Bian; Hao Zhang 139 (IEEE Trans. Circuits Syst. I Regul. Pap., 2025)