Power-aware high level evaluation model of interconnect length of on-chip memory network topology. - Xiaojun Wang 005; Feng Shi 009; Yi-Zhuo Wang 001; Hong Zhang 036; Xu Chen 016; Wen-Fei Fu (Int. J. Comput. Sci. Eng., 2018)