Chip-level characterization and RTN-induced error mitigation beyond 20nm floating gate flash memory. - T. W. Lin; S. H. Ku; C. H. Cheng; C. W. Lee; Ijen Huang; Wen-Jer Tsai; T. C. Lu; W. P. Lu; K. C. Chen; Tahui Wang; Chih-Yuan Lu (IRPS, 2018)