A 2.5-GHz 2×VDD 16-nm FinFET Digital Output Buffer with Slew Rate and Duty Cycle Self-Adjustment. - Tzung-Je Lee; Wen-Jian Su; Lean Karlo S. Tolentino; Chua-Chin Wang (APCCAS, 2021)