Configuration free SoC interconnect BIST methodology. - Chauchin Su; Wenliang Tseng (ITC, 2001)

Passive Reduced-Order Macro-Modeling for Linear Time-Delay Interconnect Systems. - Wenliang Tseng; Chien-Nan Jimmy Liu; Chauchin Su (IEICE Trans. Electron., 2006)