Xiangyu Li

Orcid: 0000-0001-5116-656X

Affiliations:
  • Nanjing University of Science and Technology, Nanjing, China
  • City University of Hong Kong, Hong Kong SAR, China


According to our database1, Xiangyu Li authored at least 27 papers between 2011 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
A High-Resolution TDC Design Based on Multistep Fine Time Measurement by Utilizing Delay-Adjustable Looped Carry Chains on FPGAs.
IEEE Trans. Instrum. Meas., 2023

2021
A Speech Accent Detection Metrics (L2AM) for Processing Accented Speech Signal.
Proceedings of the IEEE International Conference on Signal Processing, 2021

2020
A High-Linearity Vernier Time-to-Digital Converter on FPGAs With Improved Resolution Using Bidirectional-Operating Vernier Delay Lines.
IEEE Trans. Instrum. Meas., 2020

Impact of Multimodal Cognitive Processes on Second Language Acquisition.
Proceedings of the IEEE International Conference on Signal Processing, 2020

2018
ASIC Implementation of a Nonlinear Dynamical Model for Hippocampal Prosthesis.
Neural Comput., 2018

Enhancing Human Cross-Linguistic Comprehension via Cognitive Computation and Selective Attention.
Proceedings of the 2018 IEEE International Conference on Signal Processing, 2018

2017
Learning arbitrary-shape object detector from bounding-box annotation by searching region-graph.
Pattern Recognit. Lett., 2017

Davies Bouldin Index based hierarchical initialization K-means.
Intell. Data Anal., 2017

FPGA-based high-performance time-to-digital converters by utilizing multi-channels looped carry chains.
Proceedings of the International Conference on Field Programmable Technology, 2017

2016
An FPGA-Based High-Performance Neural Ensemble Spiking Activity Simulator Utilizing Generalized Volterra Kernel and Complexity Analysis.
J. Circuits Syst. Comput., 2016

FPGA-Based High-Performance Collision Detection: An Enabling Technique for Image-Guided Robotic Surgery.
Frontiers Robotics AI, 2016

2015
An Application Specific Instruction Set Processor (ASIP) for Adaptive Filters in Neural Prosthetics.
IEEE ACM Trans. Comput. Biol. Bioinform., 2015

A FPGA implementation of facial feature extraction.
J. Real Time Image Process., 2015

2014
An FPGA based scalable architecture of a stochastic state point process filter (SSPPF) to track the nonlinear dynamics underlying neural spiking.
Microelectron. J., 2014

VLSI architecture of a high-performance neural spiking activity simulator based on generalized Volterra kernel.
Proceedings of the 2014 International Symposium on Integrated Circuits (ISIC), 2014

Laguerre-volterra model and architecture for MIMO system identification and output prediction.
Proceedings of the 36th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2014

2013
Real-Time Prediction of Neuronal Population Spiking Activity Using FPGA.
IEEE Trans. Biomed. Circuits Syst., 2013

Parallel architecture for DNA sequence inexact matching with Burrows-Wheeler Transform.
Microelectron. J., 2013

A reconfigurable architecture for real-time prediction of neural activity.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

Fast simulation of Digital Spiking Silicon Neuron model employing reconfigurable dataflow computing.
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013

A customizable Stochastic State Point Process Filter (SSPPF) for neural spiking activity.
Proceedings of the 35th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2013

2012
A dual mode FPGA design for the hippocampal prosthesis.
Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2012

2011
High-Performance and Scalable System Architecture for the Real-Time Estimation of Generalized Laguerre-Volterra MIMO Model From Neural Population Spiking Activity.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2011

Rapid single-chip secure processor prototyping on the OpenSPARC FPGA platform.
Proceedings of the 22nd IEEE International Symposium on Rapid System Prototyping, 2011

FPGA Architecture of Generalized Laguerre-Volterra MIMO Model for Neural Population Activities.
Proceedings of the International Conference on Field Programmable Logic and Applications, 2011

FPGA Architecture of Generalized Laguerre-Volterra MIMO Model for Neural Population Spiking Activities.
Proceedings of the IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, 2011

A hardware-based computational platform for Generalized Laguerre-Volterra MIMO model for neural activities.
Proceedings of the 33rd Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2011


  Loading...