Optimal design of multiplierless DFTS and FFTS. - Wirendre A. Perera; Peter J. W. Rayner (ICASSP, 1986)

Architectures for multiplierless fast Fourier transform hardware implementation in VLSI. - Wirendre A. Perera (IEEE Trans. Acoust. Speech Signal Process., 1987)