Boundary-Power Overlapped Design for Sub-3nm Standard Cell Placement. - Jaeha Lee; Woonseon Cheon; Yunseok Noh; Huijae Lim; Subin Jin; Shinwoo Kim; Hayoung Kim; Sanghoon Baek (ISVLSI, 2025)