An unprotected RISC-V Soft-core processor on an SRAM FPGA: Is it as bad as it sounds? - Bruno E. Forlin; Wouter van Huffelen; Carlo Cazzaniga; Paolo Rech; Nikolaos Alachiotis 001; Marco Ottavi (ETS, 2023)