A low-power and high-efficiency cache design for embedded bus-based symmetric multiprocessors. - Xiantuo Rao; Teng Wang; Xin'an Wang; Yinhui Wang (ASICON, 2013)