Design and Implementation of a BRAM-Banked Double-Buffered Matrix Multiplication Accelerator for Transformer Models on Edge FPGAs. - Xinghang Tan; Tee Hui Teo (MCSoC, 2025)