A VLSI architecture for minimizing the transmission power in OFDM transceivers. - Konstantinos Babionitakis; Y. Dagres; Konstantinos Nakos; Dionysios I. Reisis (ICECS, 2003)