A delay test system for high speed logic LSI's. - Kuniaki Kishida; F. Shirotori; Y. Ikemoto; Shun Ishiyama; Terumine Hayashi (DAC, 1986)