Design and Evaluation of Arithmetic and Logic Unit Using Simulated Annealing. - Y. J. Pavitra; Jamuna S; Manikandan J (ISCMI, 2023)

Design of compressor-based multipliers using simulated annealing for arithmetic logic unit. - Y. J. Pavitra; J. Manikandan (Neural Comput. Appl., 2025)