Parallel Hardware Algorithms with Redundant Number Representations for Multiple-Valued Arithmetic VLSI. - Shoji Kawahito; Y. Mitsui; Makoto Ishida; Tetsuro Nakamura (ISMVL, 1992)