Reliable Synchronous and Asynchronous Counter Design in QCA. - Y. S. S. Gowri Sai Saketha; Aravindhan Alagarsamy; Marshal Raj; Gian Carlo Cardarilli; Seok-Bum Ko (J. Circuits Syst. Comput., 2025)