A Performance Degradation Tolerable Cache Design by Exploiting Memory Hierarchies. - Tong-Yu Hsieh; Chih-Hao Wang; Tsung-Liang Chih; Ya-Hsiu Chi (IEEE Trans. Very Large Scale Integr. Syst., 2016)