Layer-Aware Design Partitioning for Vertical Interconnect Minimization. - Ya-Shih Huang; Yang-Hsiang Liu; Juinn-Dar Huang (ISVLSI, 2011)