A methodology to analyze power, voltage drop and their effects on clock skew/delay in early stages of design. - Masato Iwabuchi; Noboru Sakamoto; Yasushi Sekine; Takashi Omachi (ISPD, 1999)