3D IC Memory BIST Controller Allocation for Test Time Minimization Under Power Constraints. - Yen-Chun Ko; Shih-Hsu Huang (ATS, 2017)