Hardware-accelerated cache simulation for multicore by FPGA. - Shih-Hao Hung; Yi-Mo Ho; Chih Wei Yeh; Cheng-Yueh Liu; Chen-Pang Lee (RACS, 2018)