A Multiple-Stage Parallel Replica-Bitline Delay Addition Technique for Reducing Timing Variation of SRAM Sense Amplifiers. - Jianhui Wu; Jiafeng Zhu; YingCheng Xia; Na Bai (IEEE Trans. Circuits Syst. II Express Briefs, 2014)