A High-Speed and Low-Power Clock Tree Synthesis by Dynamic Clock Scheduling. - Keiichi Kurokawa; Takuya Yasui; Yoichi Matsumura; Masahiko Toyonaga; Atsushi Takahashi 001 (IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002)