Cell-plate-line/bit-line complementary sensing (CBCS) architecture for ultra low-power DRAMs. - Takeshi Hamamoto; Yoshikazu Maroaka; Mikio Asakura; Hideyuki Ozaki (IEEE J. Solid State Circuits, 1996)