A single-chip low power DSP/RISC CPU with 0.25 μm CMOS technology. - Takashi Shikata; Shinya Kondou; Masanori Nose; Yoshio Kuniyasu; Mutsuhiro Naitoh; Hidetaka Suzuki (CICC, 1998)