Operation in Partitioned Circuits with Scalable Hardware Mechanism. - Yusuke Katoh; Hironari Yoshiuchi; Yoshio Murata; Hironori Nakajo (JCSSE, 2018)