A proper security analysis method for CMOS cryptographic circuits. - Yoshio Takahashi; Tsutomu Matsumoto (IEICE Electron. Express, 2012)