A Code Partitioning Tool for Simulink Models to Implement on FPGA-Based Network-on-Chip Architecture. - Satoru Miyasono; Yosuke Moriai; Hiroshi Saito (MCSoC, 2014)