VLSI Design Course with Verification of RISC-V Design using Universal Verification Methodology (UVM). - Siu Hong Loh; You Hong Liew; Jia Jia Sim (ICCSCE, 2022)