All-digital delay-locked loop/pulsewidth-control loop with adjustable duty cycles. - You-Jen Wang; Shao-Ku Kao; Shen-Iuan Liu (IEEE J. Solid State Circuits, 2006)