System Verilog Assertions Synthesis Based Compiler. - Omar Amin; Youssef Ramzy; Omar Ibrahem; Ahmed Fouad 001; Khaled Mohamed; Mohamed Abdelsalam (MTV, 2016)