A readout circuit with cell output slew rate compensation for 5T single-ended 28 nm CMOS SRAM. - Deng-Shian Wang; Yu-Hsun Su; Chua-Chin Wang (Microelectron. J., 2017)