A 0.8- mu m CMOS technology for high-performance ASIC memory and channelless gate array. - Fu-Tai Liou; Yu-Pin Han; Frank R. Bryant; Mehdi Zamanian (IEEE J. Solid State Circuits, 1989)