A low-noise folded bit-line sensing architecture for multigigabit DRAM with ultrahigh-density 6F2 cell [CMOS design]. - Jong-Shik Kim; Yu-Soo Choi; Hoi-Jun Yoo; Kwang-Seok Seo (IEEE J. Solid State Circuits, 1998)