Hardware implementation of a high speed self-synchronizing cipher mode. - Yuanchi Tian; Howard M. Heys (CCECE, 2015)