Delay modeling of CMOS/CPL logic circuits. - Yuanzhong Wan; Maitham Shams (ISCAS (6), 2005)

Optimization of Mixed Logic Circuits with Application to a 64-Bit Static Adder. - Yuanzhong Wan; Maitham Shams (VLSI Design, 2005)