A PLL configuration for reducing both incoming and inherent jitters. - Fuminori Kobayashi; Yuhta Egashira; Hitoshi Kondoh (ICECS, 2009)