Circuit technique for improving propagation delay times in CMOS source-coupled logic circuits. - Yuki Hagita; Kiyoshi Ishii (ISPACS, 2012)