Test pattern generation system for delay faults using a high speed simulation processor 'SP'. - Yukiko Izuta; Fumiyasu Hirose (VTS, 1992)