Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control. - Mo Qiu; Simin Yu; Yuqiong Wen; Jinhu Lü; Jianbin He; Zhuosheng Lin (Int. J. Bifurc. Chaos, 2017)