Verifying VHDL Designs with Multiple Clocks in SMV. - Ales Smrcka; Vojtech Rehák; Tomás Vojnar; David Safránek; Petr Matousek; Z. Rehák (FMICS/PDMC, 2006)