LUT-DSP usage trade-off for re-configurable convolution acceleration core based on small logarithmic floating point representation. - Botao Xiong; Sheng Fan; Xintong He; Zezhao Zhou; Runhua Yang; Sicun Li; Rensheng Shen; Yuchun Chang (Int. J. Circuit Theory Appl., 2024)