A scalable hardware architecture for multi-layer spiking neural networks. - Zhaozhong Ying; Chong Luo; Xiaolei Zhu (ASICON, 2017)