Circuit and Methodology for Testing Small Delay Faults in the Clock Network. - Shaofu Yang; Zhi-Yuan Wen; Shi-Yu Huang; Kun-Han Tsai; Wu-Tung Cheng (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018)