ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model. - Haiyan Qin; Zhiwei Xie 009; Jingjing Li; Liangchen Li; Xiaotong Feng; Junzhan Liu; Wang Kang (CoRR, 2025)