A Bin-by-Bin Calibration with Neural Network for FPGA-Based Tapped-Delay-Line Time-to-Digital Converter. - Yue Xu; Jie Xie; Zhiwei Xing; Wenqiang Yuan; Guanqun Yu; Zhongmin Zeng; Baoshun Zhang; Dongmin Wu (RCAR, 2022)