Low-power digital PLL with one cycle frequency lock-in time and large frequency-multiplication factor for advanced power management. - Rafael Fried; Ziv Azmanov (ICECS, 1996)

Low-power frequency multiplier with one cycle lock-in time and 100ppm frequency resolution, for system power-management. - Rafael Fried; Ziv Azmanov (ISLPED, 1996)